



**PATENT APPLICATION**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In Re Application of: )  
Jean-Paul CLAVEQUIN et al. ) Group Art Unit: 2819  
Serial No.: 10/702,042 ) Examiner: TBA  
Filed: November 6, 2003 ) Attorney Docket No.: 003921.00149  
For: SYNCHRONIZED )  
COMMUNICATION BETWEEN )  
INTEGRATED CIRCUIT CHIPS )

**SUBMISSION OF FORMAL DRAWINGS**

Commissioner for Patents  
PO Box 1450  
Alexandria, VA 22313-1450


Sir:

Attached hereto for filing in the United States Patent and Trademark Office are twenty (20) sheets (Figures 1-45) of formal drawings for the above-identified patent application.

It is believed that no fee is required. However, if a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully Submitted,

Date: April 8, 2004

By:   
Jordan N. Bodner  
Registration No. 42,338

BANNER & WITCOFF, LTD.  
1001 G Street, N.W., 11<sup>th</sup> Floor  
Washington, D.C. 20001  
(202) 824-3000